std_ulogic_vector type is used for arrays of
std_ulogic variables and signals; it's an unresolved version of
The basic VHDL logic operations are defined on this type:
These must be given two arrays of the same size; they do the operation on ecah position and return another array. The
not operation negates each position in the array.