

## **Caches and Memory Hierarchy**

CMPT 295 Week 7

### **Processor-Memory Gap**




### **Problem: Processor-Memory Bottleneck**




Problem: lots of waiting on memory

### **Problem: Processor-Memory Bottleneck**




Solution: caches
Smaller memories, closer to CPU → faster


### **General Cache Mechanics**



### **General Cache Concepts: Hit**



### **General Cache Concepts: Miss**



block

### Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

- Temporal locality:
  - Recently referenced items are *likely* to be referenced again in the near future
- Spatial locality:
  - Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?



### **Example: Any Locality?**

```
sum = 0;
for (i = 0; i < n; i++)
{
   sum += a[i];
}
return sum;</pre>
```

#### Data:

Temporal: sum referenced in each iteration

Spatial: array a [] accessed in stride-1 pattern

#### Instructions:

Temporal: cycle through loop repeatedly

Spatial: reference instructions in sequence

#### Access Pattern

for i = 0 to 8, i++ vs. for i = 0 to 8, i=i+2

#### Data layout

int a[8] vs. short a[8] int a[8] vs. int a[16]

#### Cache Geometry

Direct mapped vs. Set Associative (more later..)

## Int. Stride 1

```
// Block size 64 bytes
int a[8];
for (i = 0; i < 8; i++) {
   tmp = a[i]</pre>
```

```
Number of elements per block = 64/4 = 16
Hit:Access = 7:8 (Hit Rate)
Miss:Access = 1:8 (Miss Rate)
```

If we change loop to "i<16" and change array definition to int a[16], how would hit rate change?

# **Short Stride 1**

```
// Block size 64 bytes
short a[20];
for (i = 0; i < 20; i++) {
tmp = a[i]
```

Number of elements per block = 64/2 = 32

Hit:Access = 19:20

Miss:Access = 1:20

# Int Stride 2

```
// Block size 64 bytes
int a[16];
for (i = 0; i < 16; i=i+2) {
tmp = a[i]
```

Number of elements per block = 64/4 = 16 Accessed Elements per block = 16/2 = 8 Hit:Access = 7:8 Miss:Access = 1:8

### Caching in general

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

#### Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR × MP
  - Hurt by Miss Rate and Miss Penalty

# **Row Major**

```
for (i = 0; i < 4; i++) {
for (j = 0; j < 4; j++) {
    A[i][j]
```


Hits: N-1 (N: number of elements per block)


```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;


   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

### Layout in Memory







Week 7 - Summary CMPT 295

# Column Major

```
for (i = 0; i < 4; i++) {
for (j = 0; j < 4; j++) {
    A[j][i]
```


Hits: 0


```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;


   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```

### Layout in Memory







### **Cache Performance**

- Two things hurt the performance of a cache:
  - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses


```
AMAT = Hit time + Miss rate × Miss penalty (abbreviated AMAT = HT + MR × MP)
```

- ❖ 99% hit rate can be **twice** as good as 97% hit rate!
  - Assume HT of 1 clock cycle and MP of 100 clock cycles
  - 97%: AMAT =
  - 99%: AMAT =

### Can we have more than one cache?


- Why would we want to do that?
  - Avoid going to memory!
- Typical performance numbers:
  - Miss Rate
    - L1 MR = 3-10%
    - L2 Global MR = Quite small (e.g. < 1%), depending on parameters, etc.</li>
    - L2 (Local) MR typically larger than L1 MR (filtered by L1 hits)
  - Hit Time
    - L1 HT = 4 clock cycles
    - L2 HT = 10 clock cycles
  - Miss Penalty
    - P = 50-200 cycles for missing in L2 & going to main memory
    - Trend: increasing!

### **An Example Memory Hierarchy**



### **Intel Core i7 Cache Hierarchy**

#### Processor package



Block size: 64 bytes for all caches

L1 i-cache and d-cache: 32 KiB, 8-way, Access: 4 cycles

L2 unified cache: 256 KiB, 8-way, Access: 11 cycles

L3 unified cache: 8 MiB, 16-way, Access: 30-40 cycles

### Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
  - Direct-mapped (sets; index + tag)
  - Associativity (ways)
  - Replacement policy
  - Handling writes
- Program optimizations that consider caches


### **Cache Organization (1)**

**Note:** The textbook uses "b" for offset bits


- $\bullet$  Block Size (K): Unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g. 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!


#### Offset field

- Low-order  $log_2(K) = k$  bits of address tell you which byte within a block
  - (address) mod  $2^n = n$  lowest bits of address
- (address) modulo (# of bytes in a block)




### How to identify different blocks in cache?







### **Tags Differentiate Blocks in Cache**

#### **Memory**




#### Cache





- Tag = rest of address bits
  - t bits = m k
  - Check this during a cache lookup

### **Tags Differentiate Blocks in Same Index**



### **Example Placement**

block size: 16 B
capacity: 8 blocks
address: 16 bits

- \* Where would data from address  $0 \times 1833$  be placed?
  - Binary: 0b 0001 1000 0011 0011

t = m - s - k  $s = \log_2(C/(K * E))$   $k = \log_2(K)$ m-bit address: Tag (t) Index (s) Offset (k)

s = ?
Direct-mapped

**s** = ?

2-way set associative

**s** = ?

4-way set associative

s = 0

Fully associative

| Direct mapped              |     |      |  |  |
|----------------------------|-----|------|--|--|
| Set                        | Tag | Data |  |  |
| 0                          |     |      |  |  |
| 1                          |     |      |  |  |
| 2                          |     |      |  |  |
| 3                          |     |      |  |  |
| 4                          |     |      |  |  |
| 1<br>2<br>3<br>4<br>5<br>6 |     |      |  |  |
| 6                          |     |      |  |  |
| 7                          |     |      |  |  |


| Set | Tag | Data |
|-----|-----|------|
| 0   |     |      |
| 1   |     |      |
| 2   |     |      |
| 3   |     |      |

| Tag | Data |
|-----|------|
|     |      |
|     |      |
|     |      |
|     |      |
|     |      |
|     |      |
|     |      |
|     | Tag  |

| Set | Tag | Data |
|-----|-----|------|
|     |     |      |
| 0   |     |      |
| Ū   |     |      |
|     |     |      |
|     |     |      |
|     |     |      |
|     |     |      |
|     |     |      |

### **Mapping Memory Address to Cache**

- CPU sends address request for chunk of data
- Address breakdown:




- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- $k = \log_2(K)$ ;  $s = \log_2(C/(K*E))$ ; t = m s k
- K: Block Size (bytes), E: Associativity; C: Cache Size (bytes)

Locate set

Check if any line in set


### Cache Read



### Example: Direct-Mapped Cache (E = 1)

Direct-mapped: One line per set


Block Size K = 8 B



### Example: Direct-Mapped Cache (E = 1)

Direct-mapped: One line per set


Block Size K = 8 B



### Example: Direct-Mapped Cache (E = 1)


Direct-mapped: One line per set

Block Size K = 8 B




No match? Then old line gets evicted and replaced


### Example: Set-Associative Cache (E = 2)



### Example: Set-Associative Cache (E = 2)



### Example: Set-Associative Cache (E = 2)



#### No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

### **Example Code Analysis Problem**

- \* Assuming the cache starts <u>cold</u> (all blocks invalid) and sum is stored in a register, calculate the **miss rate**:
  - m = 12 bits, C = 256 B, K = 32 B, E = 2

```
#define SIZE 8
long ar[SIZE][SIZE], sum = 0;  // &ar=0x800
for (int i = 0; i < SIZE; i++)
    for (int j = 0; j < SIZE; j++)
        sum += ar[i][j];</pre>
```

### Sources of Cache Misses: The 3Cs

- Compulsory: (Many names: cold start, process migration (switching processes), 1<sup>st</sup> reference)
  - First access to block impossible to avoid;
     Effect is small for long running programs
- Capacity:
  - Cache cannot contain all blocks accessed by the program, so full associativity won't hold all blocks
- Conflict: (collision)
  - Multiple memory locations mapped to the same cache location, so there is a lack of associativity

### **Peer Instruction Question**

- We have a cache of size 2 KiB with block size of 128 B.
  If our cache has 2 sets, what is its associativity?
  - A. 2
  - B. 4
  - C. 8
  - D. 16
  - E. We're lost...
- If addresses are 16 bits wide, how wide is the Tag field?

### **Other Questions**

- We have a cache with block size of 128 B. Cache is 4-way set-associative and has 8 sets. How big is the cache? (What is the cache capacity)?
- A 4KB Cache is 4-way set associative with 64 B blocks. Which bits are used for set index? (Also: How many sets does the cache have?)
- A 32KB Cache is 8-way set associative and has 16 sets. Which bits are used for byte offset? (Also: What is the block size?)
- A direct-mapped cache uses 4 bits for set index and 6 bits for byte offset. How big is the cache?