Combinational Logic Sequential Logic CPU Datapath CMPT 295 Week 10

Synchronous Digital Systems (SDS)

Hardware of a processor (e.g., RISC-V) is an example of a Synchronous Digital System

Synchronous:

- All operations coordinated by a central clock
 - "Heartbeat" of the system (processor frequency)

Digital:

- Represent all values with two discrete values
- Electrical signals are treated as 1's and 0's
 - High/Low voltage represent True/False, 1/0

Moore's Law

- Original Version (1965): Since the integrated circuit was invented, the number of transistors in an integrated circuit has roughly doubled every year; this trend would continue for the foreseeable future
- 1975: Revised circuit complexity doubles every two years
- Hardware Trend: Hardware gets more powerful every year (due to technology advancement and the hard work of many engineers)
- Software Trend: Software gets faster and uses more resources (And has to keep up with ever-changing hardware)
- Digital circuits are used to build hardware

Transistors to Gates Example: Inverter

- CMOS technology
- Two transistors:
 - NMOS (top): turns on when input is 0 (low V)
 - PMOS (bottom): turns on when input is 1 (high V)



Transistors to Gates Example: Inverter

- Input = 0
- Top transistor turned on, bottom transistor turned off -> Output connected to VDD, capacitor charged
- Output = 1



Transistors to Gates Example: Inverter

- Input = 1
- Top transistor turned off, bottom transistor turned on -> Output connected to GND, capacitor discharged
- Output = 0



Inverter is commonly called "NOT gate"

Combinational vs. Sequential Logic

- *Digital Systems* consist of two basic types of circuits:
 - Combinational Logic (CL)
 - Output is a function of the inputs only, not the history of its execution
 - Example: add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - Also called "State Elements"
 - Example: Memory and registers

Truth

Table

Simple Logic Gates

• Special names and symbols:



True if at least one input is true

8

Y UNIVERSITY of WASHINGTON

More Simple Logic Gates

Inverted versions are easier to implement in CMOS



Combining Multiple Logic Gates



D = (NOT(A AND B)) AND (A OR (NOT B AND C))

How to Represent Combinational Logic?

- √ Text Description
- √ Circuit Diagram
 - Transistors and wires
 - Logic Gates
- √ Truth Table
- \checkmark Boolean Expression

√ All are equivalent

Useful Combinational Circuits

Data Multiplexor (MUX)

- Multiplexor ("MUX") is a *selector* Place one of multiple inputs onto output (N-to-1)
- Shown below is an n-bit 2-to-1 MUX
 - Input S selects between two inputs of n bits each



Implementing a 1-bit 2-to-1 MUX

0

0



- Boolean Algebra:
- $c = \overline{s}a\overline{b} + \overline{s}ab + s\overline{a}b + sab$ = $\overline{s}(a\overline{b} + ab) + s(\overline{a}b + ab)$ = $\overline{s}(a(\overline{b} + b)) + s((\overline{a} + a)b)$ = $\overline{s}(a(1) + s((1)b)$ = $\overline{s}a + sb$
 - Circuit Diagram:



∛Y university of washington

1-bit 4-to-1 MUX



- Truth Table: How many rows? 2⁶
- Boolean Expression: $E = S_1S_0A + S_1S_0B + S_1S_0C + S_1S_0D$

Another Design for 4-to-1 MUX

• Can we leverage what we've previously built?

- Alternative hierarchical approach:



Decoder

- Enable one of 2^N outputs based on N input
- Example: 2-to-4 decoder



By BlueJester0101, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=3668293

• Use case: Choose ALU operation based on instruction op-code

Demultiplexer (Demux)

• Similar to decoder with an enable signal



By BlueJester0101, CC BY-SA 3.0, https://commons.wikimedia.org/w/i ndex.php?curid=3668293

CMPT 295

Single-Bit Binary Adder (Half Adder)

- Add A + B to get Sum (S) and Carry (C)
- Truth Table:
- Boolean Expressions:
 - S = A⊕B; C = AB
- Circuit:



https://commons.wikimedia.org/w/index.php?curid=1023090

Α	Β	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

 $/\!\!/$ university of washington .

CMPT 295

What is this Circuit?



" UNIVERSITY of WASHINGTON "

Computing with Combinational Circuits

<u>Definition:</u> A <u>combinational circuit</u> computes a pure function, i.e., its outputs react only based on its inputs. There are no feedback loops and no state information (memory) is maintained.

<u>Theorem:</u> Every Boolean function can be implemented with NAND and NOT. Circuits are modular



... a 4-bit ripple carry adder!



Functional Unit

Hardware circuits are fixed

- Can't adjust wires / gates while running
- > Build <u>control wires</u> to parametrize its function

Function Unit:



Function Select:

FS	func	
0001	A + B	
0010	A – B	
1000	A * B	
0100	A ^ B	
0101	A+1	
1101	В	

Functional Unit: Adder-Subtractor



Combinational vs. Sequential Logic

- *Digital Systems* consist of two basic types of circuits:
 - Combinational Logic (CL)
 - Output is a function of the inputs only, not the history of its execution
 - Example: add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - Also called "State Elements"
 - Example: Memory and registers

Ϋ́Υ university of washington

CMPT 295

Sequential Logic

Accumulator Example

An example of why we would need sequential logic



Assume:

- Each X value is applied in succession, one per cycle
- The sum since time 1 (cycle) is present on ${\rm S}$

∛∛ university of washington

First Try: Does this work?



No!

- 1) How to control the next iteration of the 'for' loop?
- 2) How do we say: 'S=0'?

YY UNIVERSITY of WASHINGTON

Second Try: How About This?



A *Register* is the state element that is used here to hold up the transfer of data to the adder

CMPT 295

Accumulator Revisited: Proper Timing



- Reset signal shown
- In practice X_i might not arrive to the adder at the same time as S_{i-1}
- S_i temporarily is wrong, but register always captures correct value
- In good circuits, instability never happens around rising edge of CLK





Uses for State Elements

- Place to store values for some amount of time:
 - Register files (like in RISCV)
 - Memory (caches and main memory)
- Help control flow of information between
 combinational logic blocks
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage

CPU Hardware

<u>Goal</u>: Given an instruction set architecture, construct a machine that reliably executes instructions.

Design choices will influence speed of instructions:

- some instructions will be faster than others
- order of instructions may matter
- order of memory accesses may matter

"conflicts" or "hazards"

Maximum Clock Frequency

- What is the max frequency of this circuit?
 - Limited by how much time needed to get correct Next State to Register (*t_{setun}* constraint)



The Critical Path

- The critical path is the longest delay between any two registers in a circuit
- The clock period must be *longer* than this critical path, or the signal will not propagate properly to that next register



How do we go faster?

Pipelining!

 Split operation into smaller parts and add a register between each one.

RISC-V CPU Datapath, Control Intro

 $\langle\!\!\!/ \!\!\!/$ university of Washington

Design Principles

- Five steps to design a processor:
 - Analyze instruction set → datapath requirements
 - Select set of datapath components & establish clock methodology
 - 3) Assemble datapath meeting the requirements



- 4) Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5) Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits
Summary !

- Universal datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF (Instruction Fetch), ID (Instruction Decode), EX (Execute), MEM (Memory), WB (Write Back)
 - Not all instructions are active in all phases (except for loads!)
- Controller specifies how to execute instructions
 - Worth thinking about: what new instructions can be added with just most control?

Your CPU in two parts

- Central Processing Unit (CPU):
 - Datapath: contains the hardware necessary to perform operations required by the processor
 - Reacts to what the controller tells it! (ie. "I was told to do an add, so I"ll feed these arguments through an adder)
 - *Control:* <u>decides</u> what each piece of the datapath should do
 - What operation am I performing? Do I need to get info from memory? Should I write to a register? Which register?
 - Has to make decisions based on the input instruction only!

Design Principles

- Determining control signals
 - Any time a datapath element has an input that changes behavior, it requires a control signal (e.g. ALU operation, read/write)
 - Any time you need to pass a different input based on the instruction, add a MUX with a control signal as the selector (e.g. next PC, ALU input, register to write to)
- Your control signals will change based on your exact datapath
- Your datapath will change based on your ISA

Storage Element: Register File

- *Register File* consists of 31 registers:
 - Output ports portA and portB
 - Input port portW
- Register selection
 - Place data of register RA (number) onto portA
 - Place data of register RB (number) onto portB
 - Store data on portW into register RW (number) when Write Enable is 1
- Clock input (CLK)
 - CLK is passed to all internal registers so they can be written to if they match RW and Write Enable is 1

RW RA

portW

Clk

5

32 x 32-bit

Registers

RB

5

portA

portB

32

ΔΥ UNIVERSITY of WASHINGTON

Implementing R-Types



(4) Perform operation

- New hardware: ALU
 (Arithmetic Logic Unit)
- Abstraction for adders, multipliers, dividers, etc.
- How do we know what operation to execute?
 - Our first control bit!
 ALUSel(ect)

WY univi	Inst[31:0]	PCSel	ImmSel	RegWEn	Br Un	Br Eq	Br LT	BSel	ASel	ALUSe I	MemRW	WBSel
	add	+4	*	1 (Y)	*	*	*	Reg	Reg	Add	Read	ALU
	sub	+4	*	1	*	*	*	Reg	Reg	Sub	Read	ALU
	(R-R Op)	+4	*	1	*	*	*	Reg	Reg	(Ор)	Read	ALU

(Y UNIVERSITY of WASHINGTON

CMPT 295

Adding addi to datapath



1/01/ 01610829		22001@ED@01										
AA MULVI	Inst[31:0]	PCSel	ImmSel	RegWEn	Br	Br	Br	BSel	ASel	ALUSe	MemRW	WBSel
					Un	Eq	LT					
	add	+4	*	1 (Y)	*	*	*	Reg	Reg	Add	Read	ALU
	sub	+4	*	1	*	*	*	Reg	Reg	Sub	Read	ALU
	(R-R Op)	+4	*	1	*	*	*	Reg	Reg	(Op)	Read	ALU
	addi	+4	I	1	*	*	*	Imm	Reg	Add	Read	ALU

(Y university of washington)

CMPT 295

Adding lw to datapath



CMPT 295	CN.	IDT	- 20	5
	U I V	/IP	29	υ

Vý, nnim	Inst[31:0]	PCSel	ImmSel	RegWEn	Br Un	Br Eq	Br LT	BSel	ASel	ALUSe I	MemRW	WBSel
	add	+4	*	1 (Y)	*	*	*	Reg	Reg	Add	Read	ALU
	sub	+4	*	1	*	*	*	Reg	Reg	Sub	Read	ALU
	(R-R Op)	+4	*	1	*	*	*	Reg	Reg	(Op)	Read	ALU
	addi	+4	I	1	*	*	*	lmm	Reg	Add	Read	ALU
	lw	+4	I	1	*	*	*	lmm	Reg	Add	Read	Mem

Storage Element: Idealized Memory

- Memory (idealized)
 - One input port: Data In
 - One output port: Data Out
- Memory access:



- <u>Read</u>: Write Enable = 0, data at Address is placed on
 <u>Data Out</u>
- <u>Write</u>: Write Enable = 1, Data In written to Address
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational logic block:
 Address valid → Data Out valid after "access time"

🖑 university of washington -

Current Datapath



 $\langle \forall' university of washington$

CMPT 295

Adding sw to datapath



L26: Sequential Logic

CMPT 295	\sim		τ.	20	E
	U	VIP		29	Э

\ўў′ имі∨і	Inst[31:0]	PCSel	ImmSel	RegWEn	Br Un	Br Eq	Br LT	BSel	ASel	ALUSe I	MemRW	WBSel
	add	+4	*	1 (Y)	*	*	*	Reg	Reg	Add	Read	ALU
	sub	+4	*	1	*	*	*	Reg	Reg	Sub	Read	ALU
	(R-R Op)	+4	*	1	*	*	*	Reg	Reg	(Op)	Read	ALU
	addi	+4	I	1	*	*	*	lmm	Reg	Add	Read	ALU
	lw	+4	I	1	*	*	*	lmm	Reg	Add	Read	Mem
	SW	+4	S	0 (N)	*	*	*	Imm	Reg	Add	Write	*

CMPT 295	

\ҚҢ, питлі	Inst[31:0]	PCSel	ImmSel	RegWEn	Br Un	Br Eq	Br LT	BSel	ASel	ALUSe I	MemRW	WBSel
	add	+4	*	1 (Y)	*	*	*	Reg	Reg	Add	Read	ALU
	sub	+4	*	1	*	*	*	Reg	Reg	Sub	Read	ALU
	(R-R Op)	+4	*	1	*	*	*	Reg	Reg	(Op)	Read	ALU
	addi	+4	I	1	*	*	*	Imm	Reg	Add	Read	ALU
	lw	+4	I	1	*	*	*	Imm	Reg	Add	Read	Mem
	SW	+4	S	0 (N)	*	*	*	Imm	Reg	Add	Write	*
	beq	+4	В	0	*	0	*	Imm	PC	Add	Read	*
	beq	ALU	В	0	*	1	*	Imm	PC	Add	Read	*
	bne	ALU	В	0	*	0	*	Imm	PC	Add	Read	*
	bne	+4	В	0	*	1	*	Imm	PC	Add	Read	*
	blt	ALU	В	0	0	*	1	Imm	PC	Add	Read	*
	bltu	ALU	В	0	1	*	1	Imm	PC	Add	Read	*
	jalr	ALU	I	1	*	*	*	Imm	Reg	Add	Read	PC+4
	jal	ALU	J	1	*	*	*	Imm	PC	Add	Read	PC+4
	auipc	+4	U	1	*	*	*	lmm	PC	Add	Read	ALU

/ \bigvee university of washington

Adding branches to datapath



(Y university of washington)

Adding jalr to datapath



(Y university of washington

CMPT 295

Adding jal to datapath



CMPT 295

Implementing lui



W UNIVERSITY of WASHINGTON

CMPT 295

Implementing auipc

