

The NuSMV system

(Symbolic Model Verifier)

uses BDDs

(binary decision diagrams)

and SAT (new)

↘ for bounded
model checking

prompt > NuSMV file.smv

Input: program describing
a model

+
specifications (LTL, CTL
formulas)

Output: "true" if spec holds
for all initial states

a trace^{or} showing why the spec is false
in the model

An SMV program may consist of several modules, one of them must be "main".

Variables: boolean, enumeration type, integer sub range, array, ...

Values of variables in each state are defined using init, next.

- the main module has no formal parameters
- transitions to states can be chosen non-deterministically.
- Comment: anything starting with -- and ending with a new line.

SPEC

$!a \& !b \&$

$AG(a \& b \rightarrow AX(b)) \&$

$AG(!a \& b \rightarrow AX(a \& !b)) \&$

$AG(!a \& !b \rightarrow AX(a \& !b))$

Example

MODULE : main

VAR a: boolean;
b: boolean;

ASSIGN

init (a) := 0;

init (b) := 0;

next (a) := case

the value of a
in the next
state

!a : 1;

1 : {0, 1};

esac;

o.w.
the "default"
case
either 0 or 1

next (b) := case


!a : 0;

b : 1;

1 : {0, 1};

esac;

If several cases
are true then
the first from
the top is executed



a non-deterministic model

Notations

$\neg = !$

$\wedge = \&$

$\vee = |$

$\rightarrow = ->$

$\leftrightarrow = <->$

true = 1

false = 0

main → MODULE main
VAR

```
pr1: process prc(pr2.st, turn, 0);
pr2: process prc(pr1.st, turn, 1);
turn: boolean;
```

ASSIGN

```
init(turn) := 0;
```

-- safety

```
SPEC AG!((pr1.st = c) & (pr2.st = c))
```

-- liveness

```
SPEC AG((pr1.st = t) → AF (pr1.st = c))
```

```
SPEC AG((pr2.st = t) → AF (pr2.st = c))
```

-- no strict sequencing

```
SPEC EF(pr1.st=c & E[pr1.st=c U
```

```
(!pr1.st=c & E[! pr2.st=c U pr1.st=c ]))
```

GTL

prc →

MODULE prc(other-st, turn, myturn)

VAR

```
st: {n, t, c};
```

ASSIGN

```
init(st) := n;
```

```
next(st) :=
```

case

```
(st = n)
```

```
(st = t) & (other-st = n)
```

```
(st = t) & (other-st = t) & (turn = myturn): c;
```

```
(st = c)
```

1

esac;

```
next(turn) :=
```

case

```
turn = myturn & st = c : !turn;
```

```
1 : turn;
```



esac;

FAIRNESS running

FAIRNESS !(st = c)

Fig. 3.23. SMV code for mutual exclusion.


At each step, an unspecified scheduler determines which process may run



When t_1, t_2 , it's the turn of Process 1 to enter C_1

either process can make that move

When t_1, t_2 , it's the turn of Process 2 to enter C_2



when in C , the turn changes

turn = 0

turn = 1

Synchronous and SMV: Asynchronous composition

By default, modules in SMV
are composed synchronously:

$\exists$ a global clock, and each time
it ticks, each module
is executed in parallel

process keyword:
allows to compose the modules
asynchronously
run at different speed

at each tick, one module
is non-deterministically chosen
and executed for one cycle.

useful for:

communication protocols
asynchronous circuits
....

Model Checking with Fairness

Often, need to restrict
the search tree to paths
where some formula ϕ
is true infinitely often.

(e.g. to model fair access
to resources)

If we have FAIRNESS ϕ ,
then, when checking spec. ψ ,
SMV ignores all states
where ϕ does not hold
inf. often.

Notice: Liveness $AG(t_i \rightarrow AF_c)$
will be violated if process
stays in its critical section
forever

add: FAIRNESS ($st=c$
(inf. often $st \neq c$)

**restriction on the models,
not a SPEC!**

As a result, the connectives
 A and $\underline{E}$ in the SPEC
range over fair paths
only!

This effect is not achieved
by adding

SPEC AG AF $\neg (st=c)$

SPEC is a question,
not a restriction
imposed on the model.

Note: Suppose we have

FAIRNESS ! (st=c)
SPEC ψ

Q: Can we achieve the same
effect by asking (in CTL):

~~SPEC~~ AG

SPEC $\overbrace{AG AF !st=c}^{\text{true}} \rightarrow \underbrace{\psi}_{\text{false}}$

No! get answer "yes"
even if ψ is false.

FAIRNESS running

restricts attention to execution paths along which the module in which it appears is selected for execution inf. often

usefull if want to ignore paths in which a module is starved of processor time

eg. want to eliminate the case where an instance of `prc` (in Mutual Excl.) is never selected for execution (o.w. liveness would be violated)

$$G(t \rightarrow Fc)$$

$$AG(t \rightarrow AFc)$$

The Alternating Bit Protocol (ABP)

transmit messages along a "lossy line"
(may lose or duplicate messages)

If line does not lose inf. many messages,
communication between the sender
and the receiver will be successful
the line may not corrupt messages

4 agents:

- sender
- receiver
- message channel
- acknowledgement channel

Sender: transmits the first part of the message together with the control bit 0

Receiver sends 0 along the ack. channel

Sender: when receives this! ackn., sends the next packet with 1

Both sender & receiver

ignore messages with unexpected bit

⇒ no duplicating, losing occur

Both sender & receiver continue the same action until the expected value arrives.

Sender**MODULE** sender(ack)**VAR**

```

    st      : {sending, sent};
    message1 : boolean;
    message2 : boolean;

```

ASSIGN**init**(st) := sending;**next**(st) := **case**

```

    ack = message2 & !(st=sent) : sent;
    1                             : sending;

```

esac;**next**(message1) :=**case**

```

    st = sent : {0,1};
    1         : message1;

```

esac;**next**(message2) :=**case**

```

    st = sent : !message2;
    1         : message2;

```

esac;

FAIRNESS running *The sender must be selected to run inf. often*

SPEC AG AF st=sent *Wait until*

*non-determ. choice
(e.g. from the
environment)
(e.g. user)*

Receiver

```
MODULE receiver(message1, message2)
VAR
  st      : {receiving, received};
  ack     : boolean;
  expected : boolean;
ASSIGN
  init(st) := receiving;
  next(st) := case
    message2 = expected & !(st = received) : received;
    1                                         : receiving;
  esac;
  next(ack) :=
    case
      st = received : message2;
      1             : ack;
    esac;
  next(expected) :=
    case
      st = received : !expected;
      1             : expected;
    esac;
FAIRNESS running
SPEC AG AF st = received
```

*change truth value
after receiving*

*can always succeed in receiving
(Liveness)*

Channels

①

```
MODULE one-bit-chan(input)
```

```
VAR
```

```
    output : boolean;
```

```
    forget : boolean;
```

```
ASSIGN
```

```
    next(output) := case
```

```
        forget : output;
```

```
        1:      input;
```

```
    esac;
```

```
FAIRNESS running
```

```
FAIRNESS input & !forget
```

```
FAIRNESS !input & !forget
```

to model lossy character

↑ the value of input gets transmitted to output, unless forget is true

②

```
MODULE two-bit-chan(input1, input2)
```

```
VAR
```

```
    forget : boolean;
```

```
    output1 : boolean;
```

```
    output2 : boolean;
```

```
ASSIGN
```

```
    next(output1) := case
```

```
        forget : output1;
```

```
        1:      input1;
```

```
    esac;
```

```
    next(output2) := case
```

```
        forget : output2;
```

```
        1:      input2;
```

```
    esac;
```

```
FAIRNESS running
```

```
FAIRNESS input1 & !forget
```

```
FAIRNESS !input1 & !forget
```

```
FAIRNESS input2 & !forget
```

```
FAIRNESS input2 & !forget
```

to avoid dropping all 0 bits

although channels can lose messages, we assume that they inf. often transmit the message correctly (!forget)

main

MODULE main

VAR

```
S : process sender(ack_chan.output);  
R : process receiver(msg_chan.output1, msg_chan.output2);  
msg_chan : process two-bit-chan(S.message1, S.message2);  
ack_chan : process one-bit-chan(R.ack);
```

ASSIGN

```
init(S.message2) := 0;
```

```
init(R.expected) := 0;
```

```
init(R.ack) := 1;
```

```
init(msg_chan.output2) := 1;
```

```
init(ack_chan.output) := 1;
```

Receiver starts off
by sending 1 as its ack.
So that sender does not think
that its first message is acknowledged

```
SPEC AG(S.st=sent & S.message1=1 -> msg_chan.output1=1)
```

The first message bit 1
(main)

has been sent

then

1 has been received
by the receiver

safety property