![[ICO]](/icons/blank.gif){kind=icon}
![[PARENTDIR]](/icons/back.gif){kind=icon}
![[ ]](/icons/layout.gif){kind=icon}
![[DIR]](/icons/folder.gif){kind=icon}
![[ ]](/icons/unknown.gif){kind=icon}
| Name | Last modified | Size | Description |
|---|---|---|---|---|
| Parent Directory | - | ||
| 01_Introduction.pdf | 2026-03-02 21:40 | 1.4M | |
| 02_BPred_PreciseInt.pdf | 2026-03-02 21:40 | 1.1M | |
| 03_IssueLogic_MemOrd..> | 2026-03-02 21:40 | 936K | |
| 03_Memory_Ordering.pdf | 2026-03-02 21:40 | 663K | |
| 04_Memory_Hierarchy.pdf | 2026-03-02 21:40 | 734K | |
| 04_Technology.pdf | 2026-03-02 21:40 | 2.6M | |
| 05_Cache_Management.pdf | 2026-03-02 21:40 | 1.0M | |
| 05_DSA.pdf | 2026-03-02 21:40 | 11M | |
| 06_Parallel_Architec..> | 2026-03-02 21:40 | 1.5M | |
| 07_Cache_Coherence.pdf | 2026-03-02 21:40 | 1.3M | |
| 07_Memory_Hierarchy.pdf | 2022-09-05 10:06 | 687K | |
| 08_Cache_Management.pdf | 2022-09-05 10:06 | 905K | |
| 08_Technology.pdf | 2026-03-10 11:17 | 5.0M | |
| 09_DSA.pdf | 2026-03-10 11:17 | 10M | |
| 09_DSA_Metrics.pdf | 2026-03-02 21:40 | 11M | |
| 09_DSA_Overview.pdf | 2026-03-02 21:40 | 7.6M | |
| 09_Parallel_Architec..> | 2022-09-05 10:06 | 1.3M | |
| 10_Cache_Coherence.pdf | 2022-09-05 10:06 | 1.2M | |
| 10_DSA_HW.pdf | 2026-03-17 11:14 | 2.1M | |
| 11_Memory_Consistenc..> | 2026-03-31 11:05 | 5.9M | |
| 12_Multithreading.pdf | 2026-03-02 21:40 | 1.0M | |
| 12_Multithreading_Cl..> | 2026-04-07 11:36 | 3.6M | |
| LLVM-Tutorial.pdf | 2026-03-28 12:55 | 329K | |
| Part1/ | 2026-04-25 19:25 | - | |
| Part2/ | 2022-11-15 15:19 | - | |
| Part3/ | 2022-11-15 15:19 | - | |
| Part4/ | 2022-11-15 15:19 | - | |
| Part5/ | 2022-11-15 15:19 | - | |
| Part6/ | 2022-11-15 15:19 | - | |
| Part7/ | 2022-11-15 15:19 | - | |
| Part8/ | 2022-11-15 15:19 | - | |
| Part9/ | 2022-11-15 15:19 | - | |
| Part10/ | 2022-11-15 15:19 | - | |
| Part11/ | 2022-11-15 15:19 | - | |
| Revise_1.pptx | 2022-04-25 16:39 | 383K | |
| Revise_2.pptx | 2022-04-25 16:39 | 779K | |